OpenCSD - CoreSight Trace Decode Library  0.12.1
Classes
trc_pkt_types_etmv4.h File Reference
#include "opencsd/trc_pkt_types.h"
Include dependency graph for trc_pkt_types_etmv4.h:
This graph shows which files directly or indirectly include this file:

Go to the source code of this file.

Classes

union  _etmv4_trace_info_t
 
struct  _etmv4_context_t
 
struct  _etmv4_addr_val_t
 
struct  _ocsd_etmv4_i_pkt
 
struct  _ocsd_etmv4_d_pkt
 
struct  _ocsd_etmv4_cfg
 

ETMv4 Packet Types

enum  _ocsd_etmv4_i_pkt_type {
  ETM4_PKT_I_NOTSYNC = 0x200, ETM4_PKT_I_INCOMPLETE_EOT, ETM4_PKT_I_NO_ERR_TYPE, ETM4_PKT_I_BAD_SEQUENCE = 0x300,
  ETM4_PKT_I_BAD_TRACEMODE, ETM4_PKT_I_RESERVED, ETM4_PKT_I_RESERVED_CFG, ETM4_PKT_I_EXTENSION = 0x00,
  ETM4_PKT_I_TRACE_INFO = 0x01, ETM4_PKT_I_TIMESTAMP = 0x02, ETM4_PKT_I_TRACE_ON = 0x04, ETM4_PKT_I_FUNC_RET = 0x05,
  ETM4_PKT_I_EXCEPT = 0x06, ETM4_PKT_I_EXCEPT_RTN = 0x07, ETM4_PKT_I_CCNT_F2 = 0x0C, ETM4_PKT_I_CCNT_F1 = 0x0E,
  ETM4_PKT_I_CCNT_F3 = 0x10, ETM4_PKT_I_NUM_DS_MKR = 0x20, ETM4_PKT_I_UNNUM_DS_MKR = 0x28, ETM4_PKT_I_COMMIT = 0x2D,
  ETM4_PKT_I_CANCEL_F1 = 0x2E, ETM4_PKT_I_MISPREDICT = 0x30, ETM4_PKT_I_CANCEL_F2 = 0x34, ETM4_PKT_I_CANCEL_F3 = 0x38,
  ETM4_PKT_I_COND_I_F2 = 0x40, ETM4_PKT_I_COND_FLUSH = 0x43, ETM4_PKT_I_COND_RES_F4 = 0x44, ETM4_PKT_I_COND_RES_F2 = 0x48,
  ETM4_PKT_I_COND_RES_F3 = 0x50, ETM4_PKT_I_COND_RES_F1 = 0x68, ETM4_PKT_I_COND_I_F1 = 0x6C, ETM4_PKT_I_COND_I_F3 = 0x6D,
  ETM4_PKT_I_IGNORE = 0x70, ETM4_PKT_I_EVENT = 0x71, ETM4_PKT_I_CTXT = 0x80, ETM4_PKT_I_ADDR_CTXT_L_32IS0 = 0x82,
  ETM4_PKT_I_ADDR_CTXT_L_32IS1, ETM4_PKT_I_ADDR_CTXT_L_64IS0 = 0x85, ETM4_PKT_I_ADDR_CTXT_L_64IS1, ETM4_PKT_I_ADDR_MATCH = 0x90,
  ETM4_PKT_I_ADDR_S_IS0 = 0x95, ETM4_PKT_I_ADDR_S_IS1, ETM4_PKT_I_ADDR_L_32IS0 = 0x9A, ETM4_PKT_I_ADDR_L_32IS1,
  ETM4_PKT_I_ADDR_L_64IS0 = 0x9D, ETM4_PKT_I_ADDR_L_64IS1, ETM4_PKT_I_Q = 0xA0, ETM4_PKT_I_ATOM_F6 = 0xC0,
  ETM4_PKT_I_ATOM_F5 = 0xD5, ETM4_PKT_I_ATOM_F2 = 0xD8, ETM4_PKT_I_ATOM_F4 = 0xDC, ETM4_PKT_I_ATOM_F1 = 0xF6,
  ETM4_PKT_I_ATOM_F3 = 0xF8, ETM4_PKT_I_ASYNC = 0x100, ETM4_PKT_I_DISCARD = 0x103, ETM4_PKT_I_OVERFLOW = 0x105
}
 
enum  _ocsd_etmv4_d_pkt_type {
  ETM4_PKT_D_NOTSYNC = 0x200, ETM4_PKT_D_BAD_SEQUENCE, ETM4_PKT_D_BAD_TRACEMODE, ETM4_PKT_D_RESERVED,
  ETM4_PKT_D_INCOMPLETE_EOT, ETM4_PKT_D_NO_HEADER, ETM4_PKT_D_NO_ERR_TYPE, ETM4_PKT_DNUM_DS_MKR = 0x111,
  ETM4_PKT_D_EXTENSION = 0x00, ETM4_PKT_DUNNUM_DS_MKR = 0x01, ETM4_PKT_DEVENT = 0x04, ETM4_PKT_DTIMESTAMP = 0x02,
  ETM4_PKT_DADDR_P1_F1 = 0x70, ETM4_PKT_DADDR_P1_F2 = 0x80, ETM4_PKT_DADDR_P1_F3 = 0x14, ETM4_PKT_DADDR_P1_F4 = 0x60,
  ETM4_PKT_DADDR_P1_F5 = 0xF8, ETM4_PKT_DADDR_P1_F6 = 0xF6, ETM4_PKT_DADDR_P1_F7 = 0xF5, ETM4_PKT_DVAL_P2_F1 = 0x20,
  ETM4_PKT_DVAL_P2_F2 = 0x30, ETM4_PKT_DVAL_P2_F3 = 0x40, ETM4_PKT_DVAL_P2_F4 = 0x10, ETM4_PKT_DVAL_P2_F5 = 0x18,
  ETM4_PKT_DVAL_P2_F6 = 0x38, ETM4_PKT_DSUPPRESSION = 0x03, ETM4_PKT_DTRACE_INFO = 0x101, ETM4_PKT_D_ASYNC = 0x100,
  ETM4_PKT_D_DISCARD = 0x103, ETM4_PKT_D_OVERFLOW = 0x105
}
 
typedef enum _ocsd_etmv4_i_pkt_type ocsd_etmv4_i_pkt_type
 
typedef union _etmv4_trace_info_t etmv4_trace_info_t
 
typedef struct _etmv4_context_t etmv4_context_t
 
typedef struct _etmv4_addr_val_t etmv4_addr_val_t
 
typedef struct _ocsd_etmv4_i_pkt ocsd_etmv4_i_pkt
 
typedef enum _ocsd_etmv4_d_pkt_type ocsd_etmv4_d_pkt_type
 
typedef struct _ocsd_etmv4_d_pkt ocsd_etmv4_d_pkt
 
typedef struct _ocsd_etmv4_cfg ocsd_etmv4_cfg